


N-Channel Logic Level Power Field-Effect Transistors (L² FET)

1 and 2 A, 180 V and 200 V

r_{DS(on)}: 3.5 Ω and 3.65 Ω

Features:


- Design optimized for 5 volt gate drive
- Can be driven directly from Q-MOS, N-MOS, TTL Circuits
- Compatible with automotive drive requirements
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device



N-CHANNEL ENHANCEMENT MODE


TERMINAL DESIGNATIONS

RFL1N18L
RFL1N20L



JEDEC TO-205AF

RFP2N18L
RFP2N20L



JEDEC TO-220AB

The RFL1N18L and RFL1N20L and the RFP2N18L and RFP2N20L are n-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

The RFL-series types are supplied in the JEDEC TO-205AF metal package and the RFP-series types in the JEDEC TO-220AB plastic package.

The RFL and RFP series were formerly RCA developmental numbers TA9532 and TA9533.

MAXIMUM RATINGS, Absolute-Maximum Values (T_c=25° C):

	RFL1N18L	RFL1N20L		RFP2N18L	RFP2N20L	
DRAIN-SOURCE VOLTAGE V _{DSS}	180	200		180	200	V
DRAIN-GATE VOLTAGE (R _{gs} =1 MΩ) V _{DGR}	180	200		180	200	V
GATE-SOURCE VOLTAGE V _{GS}			±10			V
DRAIN CURRENT, RMS Continuous I _D	1	1		2	2	A
Pulsed I _{DM}			4			A
POWER DISSIPATION @ T _c =25° C P _T	8.33	8.33		25	25	W
Derate above T _c =25° C	0.0667	0.0667		0.2	0.2	W/°C
OPERATING AND STORAGE						
TEMPERATURE T _J , T _{stg}			-55 to +150			°C

RFL1N18L, RFL1N20L, RFP2N18L, RFP2N20L

ELECTRICAL CHARACTERISTICS, At Case Temperature (T_c)=25°C unless otherwise specified.

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS		
			RFL1N18L RFP2N18L		RFL1N20L RFP2N20L				
			MIN.	MAX.	MIN.	MAX.			
Drain-Source Breakdown Voltage	BV_{DS}	$I_D=1\text{ mA}$ $V_{GS}=0$	180	—	200	—	V		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	1	2	1	2	V		
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=145\text{ V}$ $V_{GS}=160\text{ V}$	—	1	—	—	μA		
		$T_c=125^\circ\text{ C}$ $V_{DS}=145\text{ V}$ $V_{GS}=160\text{ V}$	—	50	—	50			
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 10\text{ V}$ $V_{DS}=0$	—	100	—	100	nA		
Drain-Source On Voltage	$V_{DS(on)}^a$	$I_D=1\text{ A}$ $V_{GS}=5\text{ V}$	RFP	—	3.5	—	3.5	V	
			RFL	—	3.65	—	3.65		
			RFP	—	9	—	9		
			RFL	—	9.3	—	9.3		
Static Drain-Source On Resistance	$r_{DS(on)}^a$	$I_D=1\text{ A}$ $V_{GS}=5\text{ V}$	RFP	—	3.5	—	3.5	Ω	
			RFL	—	3.65	—	3.65		
Forward Transconductance	g_{fs}^a	$V_{DS}=10\text{ V}$ $I_D=1\text{ A}$	800	—	800	—	mmho		
Input Capacitance	C_{iss}	$V_{DS}=25\text{ V}$	—	200	—	200	pF		
Output Capacitance	C_{oss}	$V_{GS}=0\text{ V}$ $f=1\text{ MHz}$	—	60	—	60			
Reverse-Transfer Capacitance	C_{rss}		—	35	—	35			
Turn-On Delay Time	$t_d(on)$	$V_{DS}=100\text{ V}$ $I_D=1\text{ A}$ $R_{gen}=\infty$ $R_{GS}=6.25\ \Omega$ $V_{GS}=5\text{ V}$		10(typ)	25	10(typ)	25	ns	
Rise Time	t_r			10(typ)	30	10(typ)	30		
Turn-Off Delay Time	$t_d(off)$				25(typ)	40	25(typ)		40
Fall Time	t_f		RFP		20(typ)	25	20(typ)		25
			RFL		30(typ)	50	30(typ)		50
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFL1N18L, RFL1N20L		—	15	—	15	$^\circ\text{C/W}$	
		RFP2N18L, RFP2N20L		—	5	—	5		

*Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFL1N18L RFP2N18L		RFL1N20L RFP2N20L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	V_{SD}	$I_{SD}=1\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	t_r	$I_F=2\text{ A}$ $d_I/d_t=50\text{ A}/\mu\text{s}$	200(typ)		200(typ)		ns

*Pulse Test: Width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

RFL1N18L, RFL1N20L, RFP2N18L, RFP2N20L




Fig. 1 — Maximum operating areas for all types.




Fig. 2 — Power dissipation vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.

RFL1N18L, RFL1N20L, RFP2N18L, RFP2N20L




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to RCA application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.

5




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.